BRNSystems/RISC-B
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases 2 Wiki Activity

Do some stuff

Browse Source
This commit is contained in:
Bruno Rybársky
2025-02-18 14:44:08 +01:00
parent 4d3755e2ce
commit 8f46a76fd4
21 changed files with 649 additions and 150 deletions
Download Patch File Download Diff File Expand all files Collapse all files

3
docs/examples/disptest.bsm Normal file
View File

@@ -0,0 +1,3 @@
MOV 0XFF R1
MOV R1 [0XDF12]
HLT

53
docs/examples/fulltest.bsm
View File

@@ -1,53 +0,0 @@
; Test Program using all opcodes
START:
NOP ; No operation (does nothing, advances to the next instruction)
MOV R1, 0x10 ; Move immediate value 0x10 to register R1
MOV R2, R1 ; Move value from R1 to R2
MOV [0x2000], R3 ; Load value from memory address 0x2000 into R3
MOV R1, [0x2000] ; Store R1 value to memory address 0x2000
SWAP R1, R2 ; Swap values between R1 and R2
SWAPN R1 ; Swap nibbles within R1
ADD R1, R2 ; Add R2 to R1
ADD R1, 0x10 ; Add immediate 0x10 to R1
SUB R1, R2 ; Subtract R2 from R1
SUB R1, 0x10 ; Subtract immediate 0x10 from R1
MUL R1, R2 ; Multiply R1 by R2
MUL R1, 0x10 ; Multiply R1 by immediate 0x10
DIV R1, R2 ; Divide R1 by R2
DIV R1, 0x10 ; Divide R1 by immediate 0x10
MOD R1, R2 ; Compute remainder of R1 / R2
MOD R1, 0x10 ; Compute remainder of R1 / 0x10
NEG R1 ; Negate R1
AND R1, R2 ; Bitwise AND of R1 and R2
AND R1, 0x10 ; Bitwise AND R1 with immediate 0x10
OR R1, R2 ; Bitwise OR of R1 and R2
OR R1, 0x10 ; Bitwise OR R1 with immediate 0x10
XOR R1, R2 ; Bitwise XOR of R1 and R2
XOR R1, 0x10 ; Bitwise XOR R1 with immediate 0x10
NOT R1 ; Bitwise NOT of R1
SHL R1, 2 ; Logical shift left R1 by 2 bits
SHR R1, 2 ; Logical shift right R1 by 2 bits
SAR R1, 2 ; Arithmetic shift right R1 by 2 bits (sign extended)
JMP 0x3000 ; Jump to address 0x3000
JMP +5 ; Jump 5 bytes forward
INC R1 ; Increment R1
INC [0x2000] ; Increment value at memory address 0x2000
DEC R1 ; Decrement R1
DEC [0x2000] ; Decrement value at memory address 0x2000
CMP R1, R2 ; Compare R1 and R2 (sets flags based on R1 - R2)
JE 0x4000 ; Jump to 0x4000 if equal (zero flag set)
JNE 0x4000 ; Jump to 0x4000 if not equal (zero flag not set)
JG 0x4000 ; Jump to 0x4000 if greater
JL 0x4000 ; Jump to 0x4000 if less
JGE 0x4000 ; Jump to 0x4000 if greater or equal
JLE 0x4000 ; Jump to 0x4000 if less or equal
CALL 0x5000 ; Call subroutine at 0x5000
RET ; Return from subroutine
JMPBC R1, 3, 0x4000 ; Jump to address 0x4000 if bit 3 in register R1 is not set
JMPBC 0x2000, 5, 0x5000 ; Jump to address 0x5000 if bit 5 in memory at address 0x2000 is not set
JMPBS R2, 1, 0x6000 ; Jump to address 0x6000 if bit 1 in register R2 is set
JMPBS 0x3000, 7, 0x7000 ; Jump to address 0x7000 if bit 7 in memory at address 0x3000 is set
; Halt the program
HLT

3
docs/examples/gputst.bsm Normal file
View File

@@ -0,0 +1,3 @@
MOV 255 R1
MOV R1 [0XEF00]
HLT

3
docs/examples/inctest.bsm Normal file
View File

@@ -0,0 +1,3 @@
LP:
INC R0
JMP LP

18
docs/examples/peritest.bsm Normal file
View File

@@ -0,0 +1,18 @@
LP:
MOV [0XDF20] R0
MOV [0XDF21] R1
MOV [0XDF22] R2
MOV [0XDF23] R3
MOV [0XDF24] R4
MOV [0XDF25] R5
MOV [0XDF26] R6
MOV [0XDF27] R7
MOV R0 [0XDF02]
MOV R1 [0XDF03]
MOV R2 [0XDF04]
MOV R3 [0XDF05]
MOV R4 [0XDF06]
MOV R5 [0XDF12]
MOV R6 [0XDF13]
MOV R7 [0XDF14]
JMP LP

10
docs/examples/snd.bsm Normal file
View File

@@ -0,0 +1,10 @@
MOV 255 R1
MOV R1 [0XDF02]
MOV 0 R1
MOV R1 [0XDF03]
MOV R1 [0XDF04]
MOV 0X03 R1
MOV R1 [0XDF06]
MOV 0XE8 R1
MOV R1 [0XDF05]
HLT

49
docs/instructions.md
View File

@@ -12,19 +12,19 @@
### **MOV_IMM_RN**
`MOV R1, 0x10` - Move immediate value `0x10` to register `R1`
`MOV 0x10, R1` - Move immediate value `0x10` to register `R1`
### **MOV_RN_RM**
`MOV R2, R1` - Move value from `R1` to `R2`
`MOV R1, R2` - Move value from `R1` to `R2`
### **MOV_RN_ADDR**
`MOV R3, [0x2000]` - Load value from memory address `0x2000` into `R3`
`MOV [0x2000], R3` - Load value from memory address `0x2000` into `R3`
### **MOV_ADDR_RN**
`MOV [0x2000], R1` - Store `R1` value to memory address `0x2000`
`MOV R1, [0x2000]` - Store `R1` value to memory address `0x2000`
### **SWAP**
@@ -198,53 +198,14 @@
`BITS [0x2000], 3` - Set bit `3` in memory at address `0x2000`
- Reads a memory address as an argument.
- Reads a bit index from the next byte.
- Ensures the bit index is between `0-7`.
- Sets the specified bit in the memory address.
- Increments the program counter.
### **BITC_ADDR**
`BITC [0x2000], 5` - Clear bit `5` in memory at address `0x2000`
- Reads a memory address as an argument.
- Reads a bit index from the next byte.
- Ensures the bit index is between `0-7`.
- Clears the specified bit in the memory address.
- Increments the program counter.
### **BITS_RN**
`BITS R1, 2` - Set bit `2` in register `R1`
- Reads a register number.
- Reads a bit index from the next byte.
- Ensures the register is valid (`0 - REG_COUNT - 1`).
- Ensures the bit index is between `0-7`.
- Sets the specified bit in the register.
- Increments the program counter.
### **BITC_RN**
`BITC R2, 6` - Clear bit `6` in register `R2`
- Reads a register number.
- Reads a bit index from the next byte.
- Ensures the register is valid (`0 - REG_COUNT - 1`).
- Ensures the bit index is between `0-7`.
- Clears the specified bit in the register.
- Increments the program counter.
### **BITS (Special Instruction)**
- This mnemonic decides between `BITS_RN` and `BITS_ADDR` based on the operand.
- If the operand is a register, `BITS_RN` is used.
- If the operand is a memory address, `BITS_ADDR` is used.
### **BITC (Special Instruction)**
- This mnemonic decides between `BITC_RN` and `BITC_ADDR` based on the operand.
- If the operand is a register, `BITC_RN` is used.
- If the operand is a memory address, `BITC_ADDR` is used.
`BITC R2, 6` - Clear bit `6` in register `R2`

53
docs/memory.md Normal file
View File

@@ -0,0 +1,53 @@
# Memory Map Documentation
#### PCM Buffer
| Function | Address |
|----------------------------------|----------|
| **PCM Voice Buffer (High Byte)** | `0xDF00` |
| **PCM Voice Buffer (Low Byte)** | `0xDF01` |
If you want to write to both, write low byte first
#### Voice Generators
| Voice | Volume | Waveform | Phase | Frequency (High Byte, write last) | Frequency (Low Byte) |
|-------------|----------|----------|----------|-----------------------------------|----------------------|
| **Voice 0** | `0xDF02` | `0xDF03` | `0xDF04` | `0xDF05` | `0xDF06` |
| **Voice 1** | `0xDF07` | `0xDF08` | `0xDF09` | `0xDF0A` | `0xDF0B` |
| **Voice 2** | `0xDF0C` | `0xDF0D` | `0xDF0E` | `0xDF0F` | `0xDF10` |
#### Display Controls
| Display | Address |
|---------------|----------|
| **Display A** | `0xDF12` |
| **Display B** | `0xDF13` |
| **Display C** | `0xDF14` |
| **Display D** | `0xDF15` |
| **Display E** | `0xDF16` |
| **Display F** | `0xDF17` |
| **Display G** | `0xDF18` |
| **Display H** | `0xDF19` |
#### Switch Inputs
| Switch Bank | First 2 rows Address | Last 2 rows Address |
|----------------|----------------------|---------------------|
| **Switches A** | `0xDF20` | `0xDF21` |
| **Switches B** | `0xDF22` | `0xDF23` |
| **Switches C** | `0xDF24` | `0xDF25` |
| **Switches D** | `0xDF26` | `0xDF27` |
### GPU Memory
- **Base Address:** `0xEF00`
- **Size:** `160 × 160` pixels
- **End Address:** `0xEF00 + (160 × 160) = GPU_END`
- **Color Encoding:**
- Red: Bits `[7:5]` scaled (0-7 → 0-255)
- Green: Bits `[4:2]` scaled (0-7 → 0-255)
- Blue: Bits `[1:0]` scaled (0-3 → 0-255)
- Pixels are stored in a texture-compatible `RGBA8888` format.
## Memory Operations